Rapid annealing is attractive for formation of polycrystalline silicon (poly-Si) films at low processing temperatures and the application of poly-Si to the fabrication of electrical devices such as thin film transistors (TFTs). [1] [2] [3] [4] [5] Laser crystallization has been widely used for rapid formation of polycrystalline silicon films. Poly-Si TFTs with good performance have been reported. For laser crystallization, optical equipment is required in order to deliver the laser beam to samples and to control the distribution of laser beam intensity. We have recently demonstrated a simple crystallization method using electrical-current-induced joule heating. 6, 7) Silicon films have been rapidly heated and crystallized through heat diffusion from thin metal films heated by electrical-current-induced joule heating.
In this paper, we report fabrication of p-channel polycrystalline silicon thin film transistors (poly-Si TFTs) using the rapid joule heating method. A high carrier mobility of 204 cm 2 /V·s and a low threshold voltage of −2.1 V demonstrate that the polycrystalline silicon films fabricated by the present method are suitable for device application.
Figure 1(a) shows a schematic apparatus of the present joule heating for crystallization of silicon films. Undoped amorphous silicon films with a thickness of 50 nm were formed by low pressure chemical vapor deposition (CVD) methods on glass substrates. 300-nm-thick SiO 2 films were formed on the silicon films by sputtering. 100-nm-thick chromium films were subsequently formed on the SiO 2 films. Chromium strips with a width of 200 µm were defined by etching. Aluminum electrodes with a gap of 500 µm were also formed on the chromium strips to apply electrical voltages. The resistance of the chromium strips was 70 . Pulsed voltages with a duration of 5 µs were applied to the samples, as shown in Fig. 1(a) . The electrical current was measured as a voltage V l at the 2.2--load resistances R l connected between the sample and ground using a digital oscilloscope in order to obtain the joule heating intensity. The joule heating intensity per unit area P(t) is given as
where V 0 is the applied voltage, R s is the series resistance, 10 of the circuit and S is the area of the chromium strips.
The joule heat generated in the chromium films diffuses into were formed on the channel regions of the polycrystallized silicon films. A dopant source of 150-nm-thick B 2 O 3 layer was formed on the sample surface by spin coating of an organic liquid which consisted of an organic binder and B 2 O 3 molecules. The samples were irradiated with XeCl excimer laser pulses at 420 mJ/cm 2 . Boron atoms were diffused into the silicon films and doped silicon films were formed. A conductivity of 22 S/cm was achieved in the doped silicon. Hall effect current measurements revealed a carrier concentration of 4 × 10 19 cm −3 . In contrast, the silicon region below the Al layer was not heated by laser irradiation due to reflectance of laser light. After removing the dopant films and Al/SiO x films, 13.56 MHz oxygen plasma at 100 W, 130 Pa at 250
• C was applied for 5 min for defect reduction in the polycrystalline silicon films. 8) After silicon island formation, 280-nmthick SiO x films were formed as the gate insulator by thermal evaporation of SiO powders at room temperature.
9) Contact holes were opened and then Al gate, source and drain electrodes were formed. After formation of the TFT structure, TFTs were heated at 200
• C with 1.3 × 10 6 Pa-H 2 O vapor for 3 h for oxidation of SiO x .
10, 11) C-V measurement determined the dielectric constant of SiO x and the density of defect states.
The silicon layers were rapidly heated and crystallized by heat diffusion from the hot chromium layers at the applied voltage of 140 V. Figure 2 shows a micrograph of the bright field image of the transmission electron microscope (TEM) plane view for silicon films crystallized by the present method at 140 V. The silicon region underlying the Cr strips was completely crystallized. Fine crystalline grains with sizes ranging between 50 and 100 nm were closely formed. heat treatment oxidized SiO x layers so that the maximum oxide capacitance decreased as shown in Fig. 3 . The specific dielectric constant of the SiO x layer, the densities of interface traps and fixed oxide charges were estimated to be 4.9, 2.0 × 10 10 cm −2 ·eV −1 and 3.4 × 10 10 cm −2 , respectively, after the H 2 O vapor heat treatment. The density of the fixed oxide charges was markedly reduced because of the reduction of silicon dangling bonds in SiO x films. In order to estimate the density of defect states in polycrystalline silicon films, transfer characteristics were analyzed using a numerical calculation program, which was constructed with the finite-element method combined with statistical thermodynamical conditions with defect states localized at SiO 2 /Si interfaces as well as silicon films.
12, 13) We introduced the deep-level defect states localized at the mid gap, which had a Gaussian-type energy distribution. Tail- for 0.26 eV. The density of unoccupied states at mid gap was 2.0 × 10 11 cm −2 ·eV −1 . The low density of defect states enabled a marked increase in the hole carrier density with a low gate voltage application.
In summary, the rapid heating properties of joule heating induced by electrical current flowing in chromium strips were employed in order to crystallize 50-nm-thick silicon films for fabrication of poly-Si TFTs. The application of pulsed voltage at 140 V for 5 µs caused a rapid crystallization of the silicon films with a maximum grain size of 100 nm via 300-nm-thick SiO 2 intermediate layers. P-channel poly-Si TFTs were fabricated by the formation of a boron-doped source drain region using the laser-doing method. Defect reduction treatment of 13.56 MHz-oxygen plasma at 100 W, 130 Pa at 250
• C was applied for 5 min to the crystallized silicon films. Heat treatment at 200
• C with 1.3 × 10 6 -Pa-H 2 O vapor was for 3 h also applied after TFT fabrication in order to improve electrical properties of SiO x gate insulator. Poly-Si TFTs had high carrier mobility of 204 cm 2 /V·s and low threshold voltage of −2.1 V. The numerical calculation suggested that tail-type defect were dominant in the silicon films. The densities of unoccupied tail states in the flat band condition are 3.8 × 10 11 cm −2 for a width of 0.04 eV and 1.9 × 10 11 cm −2 for 0.26 eV. The results indicate that the polycrystalline silicon films formed by the present joule heating method have sufficient good quality for TFT operation.
